

香港中文大學

The Chinese University of Hong Kong

CENG3430 Rapid Prototyping of Digital Systems Lecture 08: Use of Signals and Variables

Ming-Chang YANG mcyang@cse.cuhk.edu.hk

Outline



- Revisit: Signal (<=) and Variable (:=) Assignments
- Use of Signals and Variables
 - Outside Process: Concurrent Statement
 - Inside Process: Sequential Statement
 - Combinational Process
 - Sequential Process

Revisit: Signal Assignment (<=)



Signal Assignment (<=)

- Global to the entity
- Concurrent execution
- Do not be confused with the operator <= (equal or smaller)</p>
- For example: A1 <= B1 or C1
 - A1 must be declared outside a process.
 - A1 represents an internal wire or an input/output pin in port.



Revisit: Variable Assignment (:=)



Variable Assignment (:=)

- Local to a process
- Sequential execution
- Constant/signal/variable initialization also uses ":="
- For example: A2 := B2 or C2
 - A2 must be declared inside a process.
 - A2 must be a variable.



architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process

Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process

Has **CLK** triggering

- "<=" is a flip-flop
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process

Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process: Has CLK triggering

- "<=" is a flip-flop
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

Outside Process: Concurrent Statement

Signal Assignments outside a Process

- All the statements outside processes are "concurrent".

- All concurrent statements can be interchanged freely.
- Each statement will be executed once when any signal in it changes.
- Signals can be assigned with multiple values if "resolved logic" (i.e., std_logic rather than std_ulogic) is allowed.

Ex: architecture test_arch of test is
 out1 <= in1 and in2; -- concurrent statement
 out2 <= in1 or in2; -- concurrent statement
 out2 <= in2; -- multi-value assignment
 end test_arch;</pre>

- Variable Assignments outside a Process
 - Variables can only live *inside* processes!



architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process – Concurrent Statements

Inside Process

Sequential Statements

- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process: Has CLK triggering

- "<=" is a flip-flop
- **Synchronous Inputs**: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

Inside Process: Sequential Statement

- Statements inside process are executed sequentially.
 - The process will be executed once when one or more signals in the sensitivity list changes.

Ex: process(in1, in2) -- sensitivity list
 variable v1, v2: std_logic;
 begin

- s1 <= in1 and in2;
- s1 <= in1 or in2;
- v1 := in1 and in2;
- v1 := in1 or in2;

end process

– Signals Assignments (<=) inside a Process:</p>

Only the last assignment for a particular signal takes effect.

Variables Assignments (:=) inside a Process:
 <u>All</u> assignments take effect immediately and sequentially.

• A process can be: "combinational" or "sequential".

architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process – Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process: Has CLK triggering

- "<=" is a flip-flop
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

1) Combinational Process



Combinational Process

- <u>NO</u> clock triggering condition can be found inside.
 - Clock Triggering Condition: if (clk='1' and clk'event), (wait until clk='1'), etc.
- Each "<=" is a combinational logic.</p>
- <u>All</u> involved inputs should be in the sensitivity list.
 - Otherwise the results will be unpredictable.
- Ex: combinational_process: process(in1, in2)
 begin
 out3 <= in1 xor in2;
 out3 <= '1';
 end process;</pre>

- 1 signal S1, S2: bit;
- 2 signal S OUT: bit vector (1 to 8);
- 3 process (S1, S2)
- 4 variable V1, V2: bit;
- 5 begin
- 6 V1 := '1'; 7 V2 := '1';
- 8 S1 <= '1';
- 9 S2 <= '1';
- 10 S OUT(1) <= V1;
- 11 S OUT (2) $\leq V2;$
- 12 S OUT (3) \leq S1;
- S OUT(4) <= S2; 13 τ₇₁ . / Ο / 1 Л

$$\begin{array}{ccc} 14 & \sqrt{1} & := & 1 \\ \sqrt{1} & \sqrt{2} & := & 1 \\ \sqrt{2} & \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2} \\ \sqrt{2} & \sqrt{2}$$

$$15 \quad \sqrt{2} := 10^{10};$$

 $16 \quad S2 <= 10^{10};$

- 17 S OUT (5) <= V1;
- S OUT(6) <= V2;18
- 19 S OUT(7) <= S1;
- 20 S OUT(8) <= S2;
- 21 end process;

CENG3430 Lec08: Use of Signals and Variables

Student ID:	
Name:	

- Which line(s) will NOT take effect? Answer:
- When will the process be executed? Answer:

- What are the values of **S OUT** after execution? Answer:
- S OUT (1):
- S OUT(2):
- S OUT(3):

- S OUT (5):
 - S OUT(6):
 - S OUT(7):
- S OUT(4): S OUT(8):

Date:

architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

Outside Process

Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process: Has CLK triggering

- "<=" is a flip-flop
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

2) Sequential Process

- Sequential Process (a.k.a. Clocked Process)
 - A clock edge expression can be found inside:
 - "if" statement:

```
clocked_process: process(sensitivity list)
begin
```

```
... -- same as combinational process
if (clk='1' and clk'event) then
  out1 <= in1 and in2;
end if;
... -- same as combinational process
end process;</pre>
1) Each "<=" is a flip-flop.
2) The assignment takes
effect on next clock edge.
```

```
• "wait until" statement:
```

clocked_process: process -- no sensitivity list begin

```
wait until clk='1';
out1 <= in1 and in2;
end process;</pre>
```

1) Each "<=" is a flip-flop.

2) The assignment takes effect on next clock edge.

Name:	

Find the signal results after clock edges t1 ~ t4:

process signal s1: integer:=1; signal s2: integer:=2; signal s3: integer:=3; begin wait until rising_edge(clk); s1 <= s2 + s3; s2 <= s1;</pre>

```
sum <= s1 + s2 + s3;
```

end process

end



	t1	t2	t3	t4
s1				
s2				
s3				
sum				

Signals Assignments (<=) inside a Process: Only <u>the last</u> assignment for a particular signal takes effect. Variables Assignments (:=) inside a Process:

CENG3430 Lec08: Use of Signals and Variable <u>All</u> assignments take effect immediately and sequentially.

Student ID:	Date:
Name:	<u> </u>

Find the signal results after clock edges t1 ~ t4:

process

```
variable v1: integer:=1;
```

```
variable v2: integer:=2;
```

```
variable v3: integer:=3;
begin
```

```
wait until rising_edge(clk);
```

end process

end



	t1	t2	t3	t4
v 1				
v 2				
v 3				
sum				

Signals Assignments (<=) inside a Process: Only <u>the last</u> assignment for a particular signal takes effect. Variables Assignments (:=) inside a Process:

CENG3430 Lec08: Use of Signals and Variable <u>All</u> assignments take effect immediately and sequentially.

Do Variables Have Memory?



• Yes. After a process is called, the state of a variable will be kept for being used again next time.

```
library IEEE;
use IEEE.std logic 1164.all;
entity test is port (a, reset v1: in std logic;
                        b, c: out std logic); end test;
architecture test arch of test is
begin
label proc1: process (a, reset v1)
variable v1 : std logic;
                               Waveform Viewer 0 - c:\fndtn\active\projects\test28\test28.tve
begin
                              `□□□□□□ ℃★℃+ C==== | M↓→↓ | →<≡
  if reset v1 = '1' then
                             шшш
                                 50ns/div LLLL
                                         0.0
    v1:= not a;
                             iRESET V1....
  end if;
  b <= a;
  c <= v1;
                                    v1 stays at two different levels
end process label proc1;
                                    depending on previous result.
end test arch;
```

architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process

Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process

Has **CLK** triggering

- "<=" is a flip-flop
- **Synchronous Inputs**: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

Synchronous & Asynchronous Inputs 🧸

- Besides of the clock signal (CLK), other signals in a clocked process can be classified into two types:
 - 1) Synchronous Inputs (e.g., D input of flip-flops)
 - Inputs that should be checked only at the next clock edge.
 - <u>NO</u> need to put synchronous input signals in the sensitivity list.
 - 2) Asynchronous Inputs (e.g., **RESET** input of flip-flops)
 - Inputs that should be checked either at the next clock edge or when any asynchronous input in the sensitivity list changes.
 - Asynchronous inputs <u>NEVER</u> exist in wait-until clocked processes.

process (CLK, RESET) --- no need to put D, why? begin if (RESET = '1') then Q <= '0'; --- Reset Q immediately elsif CLK = '1' and CLK'event then Q <= D; --- Q follows input D end if; end process; CENG3430 Leco8: Use of Signals and Variables Positive-Edge-Triggered D FF 22

Student	ID
Name:	

end case;

end if;

end process;

Date:

- What are processes p1 and p2 (combinational or sequential)?
- Which signals are sync., async., or combinational inputs?

```
port(clock, reset: in std logic;
          t light: out std logic vector (2 downto 0));
type traffic state type is (s0, s1, s2, s3);
signal t state: traffic state type; -- internal signal
p1: process(t state)
                                      p2: process
begin
                                      begin
                                        wait until clock='1';
  case (t state) is
    when s0 => t light <= "100";
                                        if reset = '1' then
    when s1 => t light <= "110";
                                            t state \leq s0;
    when s2 => t light <= "001"; else
    when s3 \Rightarrow t light <= "010";
                                           case t state is
  end case;
                                             when s0 \Rightarrow t state \leq s1;
                                             when s1 \Rightarrow t state \leq s2;
end process;
                                             when s2 \Rightarrow t state \leq s3;
                                             when s3 \Rightarrow t state \leq s0;
```

Student	ID:
Name:	

Date:

 Based on Class Exercise 7.4, rewrite process p2 using asynchronous reset.

```
sync p2: process
begin
  wait until clock='1';
  if reset = '1' then
      t state \leq s0;
  else
     case t state is
       when s0 \Rightarrow t state \leq s1;
       when s1 \Rightarrow t state \leq s2;
       when s2 \Rightarrow t state \leq s3;
       when s3 \Rightarrow t state \leq s0;
     end case;
  end if;
end process;
```

```
async_p2: process
begin
```

end process;

Recall: "wait until" vs. "if"

- Asynchronous Process: Computes values on clock edges or when asynchronous conditions are TRUE.
 - That is, it must be sensitive to the <u>clock signal</u> (if any), and to <u>all inputs that may affect the asynchronous behavior</u>.
 - Rule: Only use "if" for asynchronous process:

Summary: Use of Signals and Variables

architecture body

Outside Process

process (sensitivity list)

Combinational Process

NO Clock Triggering

if/wait until CLK;

Sequential Process

Clock Triggering Exists

1) Synchronous Inputs *NOT in sensitivity list*

2) Asynchronous Inputs IN sensitivity list

Outside Process

Concurrent Statements

Inside Process

- Sequential Statements
- 1) Combinational Process: NO CLK triggering
 - "<=" is a combinational logic
 - All involved inputs should be in the sensitivity list

2) Sequential Process

Has **CLK** triggering

- "<=" is a flip-flop
- Synchronous Inputs: should NOT be in the sensitivity list
- Asynchronous Inputs: should be in sensitivity list

Summary: Inside Process



Signals Assignments (<=) inside a Process

- Only the *last* assignment for a particular signal takes effect.
- Combinational Process: <u>No</u> clock (CLK) triggering
 - Each "<=" is a combinational logic.
 - All involved inputs should be in the sensitivity list.
- Sequential Process: Has clock (CLK) triggering
 - Signal assignments *before* or *outside* the clock edge detection:
 - As the same as combinational process (be careful!).
 - Signal assignments *after* or *inside* the clock edge detection:
 - Each "<=" can be treated as a flip-flop: The signal assignment will take effect at the next clock edge.
 - Synchronous inputs should <u>NOT</u> be in the sensitivity list.
 - Asynchronous inputs should be in the sensitivity list.

Variables Assignments (:=) inside a Process

- <u>All</u> assignments take effect immediately and sequentially.

Summary: Multiple Assignments



Signals

- Outside Process
 - Signals can be assigned with multiple values (i.e., "multivalue" or "multi-driven") only if "<u>resolved logic</u>" is allowed.
 - If not allowed? **Avoid assigning** a signal from multiple processes (or multiple concurrent statement).
- Inside Process
 - Only the last assignment for that signal will take effect.

Variables

- Outside Process
 - Variables can only live <u>inside</u> processes!
- Inside Process
 - <u>ALL</u> assignments take effect immediately and sequentially.